c79c35f39b87f932cee9004c6e614d86

Микросхема CD74AC138E, ИД7

Поставка электронных компонентов в Смоленск

48,02 руб.

x 48,02 = 48,02
Сроки поставки выбранного компонента в Смоленск уточняйте у нашего менеджера
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №110-12 дней48,02руб.44,66руб.43,22руб.42,26руб.39,38руб.38,42руб.37,46руб.34,57руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №25-7 дней86,92руб.79,71руб.78,27руб.76,35руб.71,07руб.69,63руб.67,71руб.60,99руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №35 дней112,37руб.103,72руб.101,32руб.98,92руб.92,20руб.89,80руб.87,88руб.78,75руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №47-10 дней57,62руб.52,82руб.51,86руб.50,42руб.47,06руб.46,10руб.44,66руб.40,34руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №55 дней110,93руб.102,28руб.99,88руб.97,48руб.94,60руб.91,24руб.86,44руб.77,79руб.

Характеристики

CD74AC138E, ИД7The CD74AC138E is a 3-to-8 inverting Decoder/Demultiplexer designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of the decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible. The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

• Speed of bipolar F, AS and S, with significantly reduced power consumption
• Designed specifically for high-speed memory decoders and data-transmission systems
• Incorporate three enable inputs to simplify cascading and/or data reception
• Balanced propagation delays
• SCR Latchup-resistant CMOS process and circuit design
• ±24mA Output drive current

Микросхемы / Логические микросхемы / Микросхемы ТТЛ (серия 74)
Корпус: 16-PDIP, инфо: Дешифратор двоичный 3->8, примечание: ИД7